Generating and checking control logic in the HDL-based design of reversible circuits

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

Although different from the conventional computing paradigm, reversible computation received significant interest due to its applications in various (emerging) technologies. Here, computations can be executed not only from the inputs to the outputs, but also in the reverse direction. This leads to significantly different design challenges to be addressed. In this work, we consider problems that occur when describing a reversible control flow using Hardware Description Languages (HDLs). Here, the commonly used conditional statements must, in addition to the established if-condition for forward computation, be provided with an additional fi-condition for backward computation. Unfortunately, deriving correct and consistent fi-conditions is often not obvious. Moreover, HDL descriptions exist which may not be realized with a reversible control flow at all. In this work, we propose automatic solutions which generate the required fi-conditions and check whether a reversible control flow indeed can be realized. The solution utilizes predicate transformer semantics based on Hoare logic. This has exemplary been implemented for the reversible HDL SyReC and evaluated with a variety of circuit description examples. The proposed solution constitutes the first automatic method for these important designs steps in the domain of reversible circuit design.

Original languageEnglish
Title of host publication2016 Sixth International Symposium on Embedded Computing and System Design (ISED)
Number of pages6
PublisherIEEE
Publication date2017
Pages7-12
Article number7977045
ISBN (Electronic)978-1-5090-2541-1
DOIs
Publication statusPublished - 2017
Event6th International Symposium on Embedded Computing and System Design - Patna, India
Duration: 15 Dec 201617 Dec 2016
Conference number: 6

Conference

Conference6th International Symposium on Embedded Computing and System Design
Nummer6
LandIndia
ByPatna
Periode15/12/201617/12/2016

ID: 184140260